BBYR Achieve
返回信息流
这是一条镜像帖。来源:北邮人论坛 / library / #41358同步于 2021/11/12
该镜像源已超过 30 天没有更新,可能在源站已被删除。
Library机器人发帖

热点文献带您关注AI在集成电路领域的最新进展——图书馆前沿文

haixia0311
2021/11/12镜像同步0 回复
在上一期AI文献推荐中,我们为您推荐了人工智能在人脸识别研究方面的热点文献,包括基于深度神经网络的人脸识别高效逆向图形模型,用于高性能人脸检测的细化神经网络,一种对抗性学习策略的隐私保护神经网络特征表示方法,用于近红外可见光人脸识别的大规模多姿态高质量数据库等方面的文献。 本期我们为您选取了4篇文献,介绍AI在集成电路领域的热点文献,包括通过使用纳米级CMOS工艺在同一晶片上协同集成单晶体管神经元和突触来制造高度可扩展的类脑神经拟态硬件,一种用于高性能神经形态计算和神经网络剪枝的基于拓扑相变的模拟记忆突触,一种由包含片上内存的计算芯片网络组成的DNN推理系统,基于二维半导体光电二极管阵列神经网络图像传感器的超快机器视觉等文献,推送给相关领域的科研人员。 文献一 一种高度可扩展的类脑神经拟态硬件 Cointegration of single-transistor neurons and synapses by nanoscale CMOS fabrication for highly scalable neuromorphic hardware Han, Joon-Kyu, etc. SCIENCE ADVANCES, 2021, 7(32) Cointegration of multistate single-transistor neurons and synapses was demonstrated for highly scalable neuromorphic hardware, using nanoscale complementary metal-oxide semiconductor (CMOS) fabrication. The neurons and synapses were integrated on the same plane with the same process because they have the same structure of a metal-oxide semiconductor field-effect transistor with different functions such as homotype. By virtue of 100% CMOS compatibility, it was also realized to cointegrate the neurons and synapses with additional CMOS circuits. Such cointegration can enhance packing density, reduce chip cost, and simplify fabrication procedures. The multistate single-transistor neuron that can control neuronal inhibition and the firing threshold voltage was achieved for an energy-efficient and reliable neural network. Spatiotemporal neuronal functionalities are demonstrated with fabricated single-transistor neurons and synapses. Image processing for letter pattern recognition and face image recognition is performed using experimental-based neuromorphic simulation. 阅读原文 https://www.science.org/doi/10.1126/sciadv.abg8836 Schematic of cointegrated single-transistor neurons and synapses 文献二 用于神经形态计算和神经网络剪枝的基于拓扑相变的模拟记忆突触 Analog memristive synapse based on topotactic phase transition for high-performance neuromorphic computing and neural network pruning Mou, Xing, etc. SCIENCE ADVANCES, 2021, 7(29) Inspired by the human brain, nonvolatile memories (NVMs)-based neuromorphic computing emerges as a promising paradigm to build power-efficient computing hardware for artificial intelligence. However, existing NVMs still suffer from physically imperfect device characteristics. In this work, a topotactic phase transition random-access memory (TPT-RAM) with a unique diffusive nonvolatile dual mode based on SrCoOx is demonstrated. The reversible phase transition of SrCoOx is well controlled by oxygen ion migrations along the highly ordered oxygen vacancy channels, enabling reproducible analog switching characteristics with reduced variability. Combining density functional theory and kinetic Monte Carlo simulations, the orientation-dependent switching mechanism of TPT-RAM is investigated synergistically. Furthermore, the dual-mode TPT-RAM is used to mimic the selective stabilization of developing synapses and implement neural network pruning, reducing similar to 84.2% of redundant synapses while improving the image classification accuracy to 99%. Our work points out a new direction to design bioplausible memristive synapses for neuromorphic computing. 阅读原文 https://www.science.org/doi/10.1126/sciadv.abh0648 Design of the SCO-based TPT-RAM synaptic devices 文献三 一种由计算芯片网络组成的DNN推理系统 Illusion of large on-chip memory by networked computing chips for neural network inference Radway, Robert M., etc. NATURE ELECTRONICS, 2021, 4(1): 71-80 Hardware for deep neural network (DNN) inference often suffers from insufficient on-chip memory, thus requiring accesses to separate memory-only chips. Such off-chip memory accesses incur considerable costs in terms of energy and execution time. Fitting entire DNNs in on-chip memory is challenging due, in particular, to the physical size of the technology. Here, we report a DNN inference system-termed Illusion-that consists of networked computing chips, each of which contains a certain minimal amount of local on-chip memory and mechanisms for quick wakeup and shutdown. An eight-chip Illusion system hardware achieves energy and execution times within 3.5% and 2.5%, respectively, of an ideal single chip with no off-chip memory. Illusion is flexible and configurable, achieving near-ideal energy and execution times for a wide variety of DNN types and sizes. Our approach is tailored for on-chip non-volatile memory with resilience to permanent write failures, but is applicable to several memory technologies. Detailed simulations also show that our hardware results could be scaled to 64-chip Illusion systems. 阅读原文 https://www.nature.com/articles/s41928-020-00515-3 Illusion system consists of a network of multiple DNN chips on an inter-chip network 文献四 基于二维材料神经网络图像传感器的超快机器视觉 Ultrafast machine vision with 2D material neural network image sensors Mennel, Lukas, etc. NATURE, 2020, 579(7797): 62-66 Machine vision technology has taken huge leaps in recent years, and is now becoming an integral part of various intelligent systems, including autonomous vehicles and robotics. Usually, visual information is captured by a frame-based camera, converted into a digital format and processed afterwards using a machine-learning algorithm such as an artificial neural network (ANN)(1). The large amount of (mostly redundant) data passed through the entire signal chain, however, results in low frame rates and high power consumption. Various visual data preprocessing techniques have thus been developed(2-7) to increase the efficiency of the subsequent signal processing in an ANN. Here we demonstrate that an image sensor can itself constitute an ANN that can simultaneously sense and process optical images without latency. Our device is based on a reconfigurable two-dimensional (2D) semiconductor(8,9) photodiode(10-12) array, and the synaptic weights of the network are stored in a continuously tunable photoresponsivity matrix. We demonstrate both supervised and unsupervised learning and train the sensor to classify and encode images that are optically projected onto the chip with a throughput of 20 million bins per second. 阅读原文 https://www.nature.com/articles/s41586-020-2038-x Imaging ANN photodiode array
订阅后,新回复会通过你的通知中心匿名送达。
0 条回复
暂无回复 · 你可以订阅本帖等待新回复。